Characterization of ESD risks in an assembly process by using component-level CDM withstand voltage

An effective ESD protection program in electronics manufacturing requires adaptation of CDM withstand information to practical protection actions. Tested withstand voltages differ from the real world discharges, which depends on physical environment and device package. In this study, we will present a calculation method that can be used to assess CDM risks in placement processes.