A 120GHz Frequency Tripler with Improved Output Power in 40nm CMOS

This paper introduces a frequency tripler with improved output power in 40nm CMOS process. Low insertion loss and high balanced Baluns are designed for the input and output impedance matching. Meanwhile, LC series resonance is used to suppress the fundamental wave and improve the power of third harmonic wave. When the input power is 10dBm, the peak output power is 3.7dBm, the frequency conversion loss is 6.3dBm and the fundamental suppression ratio is 41dBc. The total DC power consumption is 9.6mW. The 3-dB bandwidth is 12GHz (115.5GHz~127.5GHz).