Simulation of TEDREC Phenomena for 4H-SiC Pin Diode with p/n Type Drift Layer

Temperature dependence simulations of forward characteristics for 4H-SiC pin diodes with Shockley-type stacking faults are performed in order to investigate the mechanism of the TEDREC phenomena. The forward voltage drops of both n-type and p-type drift layers at room temperature increase as the length of the Shockley-type stacking fault increases. When the diodes are compared to each other at the same temperature, the differences between the forward voltage drops do not change significantly up to 150 oC, but the differences suddenly narrow in the range from 150 °C to 200 °C. The Shockley-type stacking fault prevents current from flowing at room temperature. The current, however, flows throughout the drifted diode when the temperature is raised.