Implementation of a high speed time resolved error detector utilising a high speed FPGA

2011 
We demonstrate a time-resolved bit error rate detector utilising a field programmable gate array. The proposed detector offers 93 ps resolution operating at 10.7 Gb/s and allows for all the data received to contribute to the measurement allowing low bit error rates to be measured at high speed. Via synchronisation of both the detector and a high speed scope, the bit error rate and the corresponding individual eyes are identified. The operation of the detector is demonstrated by characterising a fast switching tuneable laser.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    4
    References
    1
    Citations
    NaN
    KQI
    []