A 25 k-gate BDCFL G/A with a differential push-pull ECL I/O

The authors develop a 25 k-gate array with 0.8-/spl mu/m buried p-layer MESFET, three-level gold-based interconnects, and Au bump technology. They use differential push-pull circuits for the ECL interface circuits to obtain a sufficient margin, a low-voltage (-1.6 V) power supply for the internal gates to reduce the power consumption, and -2.0 V for the I/O circuits. The basic cell array combines DCFL and ECL compatible buffered DCFL gates (BDCFL). The basic delay times are 45 ps for 0.75 mW DCFL and 60 ps for 1.2 mW BDCFL gates. The gate array chip size is 10.7/spl times/10/7 mm, and contains 24,320 three-input BDCFL internal gates. The authors also use 80 /spl mu/m TAB to reduce the package delay time and simultaneous switching output noise. They use the array in a vector parallel processor which has a peak performance of 355 GFLOPS. >