A dynamic three-state memory cell for high-density associative processors
1991
A dynamic associative processor cell is described. The cell stores three states (0, 1, and X) and performs read, match, and masked-write functions. Five MOS transistors are used, including two overlapping dual-gate structures available in MIT's CCD/CMOS technology. Dual-gate CCD transistors are used to reduce the charge-spooning current, which can discharge the storage node through the write transistors. The use of the cell in an associative processor is described, and experimental results are presented. >
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
15
References
8
Citations
NaN
KQI