Old Web
English
Sign In
Acemap
>
Paper
>
Task scheduling model and algorithm based on dual-Vdd dynamic reconfigurable FPGA
Task scheduling model and algorithm based on dual-Vdd dynamic reconfigurable FPGA
2010
K.J. Xu
Wenyao Xu
J. Z. Shen
X. Xu
Keywords:
Computer architecture
Reconfigurable computing
Field-programmable gate array
Parallel computing
Computer science
Scheduling (computing)
Fair-share scheduling
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
4
Citations
NaN
KQI
[]