3D Stacking Using Bump-Less Process for Sub 10um Pitch Interconnects

2016 
In this paper a bump-less process is introduced in order to further scale down the pitch of microbumps. Electrical resistance measurement, Cross section SEM and mechanical characterizations show successful 3D stacking using proposed method.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    2
    References
    16
    Citations
    NaN
    KQI
    []