Invited: Independent Verification and Validation of Security-Aware EDA Tools and IP

Secure silicon requires a seamless integration of new tools, new IP, and design flows to help designers protect integrated circuits from increasingly sophisticated attacks. Independent Validation and Verification (IVV Methodologies for EDA; • Security and privacy $\rightarrow$ Security in hardware.