language-icon Old Web
English
Sign In

Analog IP Protection and Evaluation

2021 
The increasing cost of manufacturing integrated circuits (IC) has forced many companies to go fabless. With the outsourcing of IC fabrication in a globalized/distributed design flow, including multiple (potentially untrusted) entities, the semiconductor industry faces several challenging security threats. This fragility in the face of weak state-of-the-art intellectual property (IP) protection has resulted in hardware security vulnerabilities, such as IP piracy, overbuilding, reverse engineering, and hardware Trojans. To address these issues at the hardware level, different design-for-trust (DfTr) techniques, such as IC metering, watermarking, IC camouflaging, split manufacturing, and logic locking have been proposed to secure digital circuits. Though there are many DfTr techniques to secure digital circuits, there is a great dearth of techniques for analog and mixed-signal (AMS) IP protection. However, analog ICs are more prone to supply-chain attacks than digital ICs as they are easier to reverse engineer. This high vulnerability is due to their low transistor count compared to their digital counterparts. To address the impact of process variations, they also have predefined layout patterns, e.g., common-centroid. Analog ICs are not simple, although they have less number of transistors. Even with only hundreds of transistors, analog IC design requires highly experienced designers and a long time, as analog behaviors are quite complicated.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []