A 2.0 GHz 4 Mb pseudo-SRAM with on-chip BIST for refresh in 0.18u CMOS technology with LVDS output data bus drivers

This paper presents a novel design solution of a high-speed memory in a normal 0.18 /spl mu/m CMOS-technology. Different solutions are used to reduce read data errors and noise effects.