Low power high resolution data converter in digital CMOS technology

1999 
A PSK modem has a transmitter for converting input digital data into corresponding PSK signals modulated on a first carrier for transmission out and a receiver for receiving PSK signals and for converting those PSK signals into corresponding digital signals wherein the receiver has a phase locked loop used in demodulating the input PSK signal. The phase locked loop includes a low pass filter and an integrator connected in a circuit configuration so that the low pass filter output overrides the integrator output even if the output of the integrator is equal in magnitude to either of its input signals, thereby allowing the loop to lock. The integrator then adjusts itself slowly to reduce the DC output of the low pass filter and the steady state phase to 0. This permits the loop to free run in the absence of an input signal without losing lock.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    25
    References
    2
    Citations
    NaN
    KQI
    []