Old Web
English
Sign In
Acemap
>
Paper
>
An IC manufacturing yield model considering intra-die variations
An IC manufacturing yield model considering intra-die variations
2006
Luo
Sinha
Su
Kawa.
Chiang
Keywords:
Mathematics
Integrated circuit layout
systematic variation
Random variable
Yield (engineering)
Lithography
Die (integrated circuit)
Spatial correlation
ic manufacturing
Biological system
Correction
Source
Cite
Save
Machine Reading By IdeaReader
5
References
2
Citations
NaN
KQI
[]