Novel Memory Efficient Hardware Architecture for 5/3 Lifting-Based 2D Inverse DWT

This paper presents a novel memory efficient hardware architecture for 5/3 lifting-based two-dimensional (2D) inverse discrete wavelet transform (IDWT). The proposed architecture processes multiple...