Process induced stress for CMOS performance improvement
2006
The integration of 3 major techniques of process induced stress, stress memory technique (SMT), dual stress liners (DSL), and stress proximity technique (SPT), has been demonstrate for advanced CMOS technology. The device performance improvement from each technique and their addability are discussed
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
1
References
0
Citations
NaN
KQI