An efficient technique to select logic nodes for single event transient pulse-width reduction

Abstract An efficient method has been developed to identify logic nodes most likely to generate single-event transients due to p-hits or n-hits. This is weighed against the logical masking effect of gates. Selected gates are hardened by increasing widths of only the restoring devices to reduce single-event error rate.