Old Web
English
Sign In
Acemap
>
Paper
>
Simulation study of nanoscale double-gate CMOS circuits using compact advanced transport models
Simulation study of nanoscale double-gate CMOS circuits using compact advanced transport models
2012
Cheralathan
Contreras
Alvarado
Cerdeira
Iñiguez
Keywords:
hardware design languages
Semiconductor device modeling
Verilog-A
Electronic engineering
Nanoscopic scale
double gate
Electronic circuit
Capacitance
CMOS
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]