Old Web
English
Sign In
Acemap
>
Paper
>
Power and Delay Optimized Graph Representation for Combinational Logic Circuits
Power and Delay Optimized Graph Representation for Combinational Logic Circuits
2007
Padmanabhan Balasubramanian
Karthik Anantha
Keywords:
Electronic circuit
Sequential logic
Combinational logic
Logic optimization
Graph (abstract data type)
Computer science
Theoretical computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
9
References
3
Citations
NaN
KQI
[]