A 256K CMOS SRAM with internal refresh
1987
A four-transistor switched-capacitor load SRAM employing 0.8μm CMOS technology with a cell size of 39.2μm 2 will be reported. The approach makes it possible to access without time-loss for internal refresh. Access time is 43ns and standby power is 3.3μW.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
4
References
4
Citations
NaN
KQI