A 7.5 ENOB, 1.0 GS/s, 73 mW Pipeline ADC in 65nm CMOS

2011 
This paper presents a pipeline analog-to-digital converter achieving 7.5 ENOB at 1.0 GS/s. A single-stage inverter-based amplifier is used and by individually biasing the pMOS and nMOS, symmetrical ...
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []