A master-standby clock synchronizing apparatus and method

2010 
The present invention provides a standby clock synchronization method and apparatus, which comprises: statistical standby state of the synchronous system clock t1, t1 delay t1 is reduced when the status of the transmission system clock lags the motherboard T3, when the t1 is a state ahead of said transmission system motherboard clock delay t1 t3 increase until the adjustment to the transmission system and the motherboard clock t1 t3 aligned. The technical solution of the present invention, even when uncertain delay between the system clock and the standby board receives the synchronized synchronization signal may be performed with the standby clock phase.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []