Old Web
English
Sign In
Acemap
>
Paper
>
Digital Error Correction Logic for Pipelined ADC Using 1.5Bits/Stage
Digital Error Correction Logic for Pipelined ADC Using 1.5Bits/Stage
2020
Y. Srikanth
Ch . Rajendra prasad
Koteshwar Rao Danthamala
P. Ramchandar Rao
A. Chakradhar
Keywords:
digital error correction
Arithmetic
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
1
Citations
NaN
KQI
[]