Dual-Channel Image Acquisition System Based on FPGA

2019 
A high-speed image acquisition and display system is designed. Artix-7 series FPGA is used as the system control core, DDR3 SDRAM is the high-speed memory core device, the CMOS OV5640 sensor is used as an image acquisition device and HDMI is used as a display device. Verilog HDL is used to initialize the CMOS sensor. The reading and writing control of DDR3 SDRAM module and the control of HDMI module are implemented, so the system can acquire and display images. The experimental results show that the system acquires in real time and display the dual-channel images with a resolution of 640*720, which provides a reliable platform for binocular stereo vision algorithms.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    1
    References
    0
    Citations
    NaN
    KQI
    []