Old Web
English
Sign In
Acemap
>
Paper
>
The use of FPGA in drift chambers for data transfer rate reduction
The use of FPGA in drift chambers for data transfer rate reduction
2020
G. Chiarello
G. Cocciolo
A. Corvaglia
F. Cuna
F. Grancagnolo
M. Panareo
G.F. Tassielli
Keywords:
Data rate units
Computer hardware
Field-programmable gate array
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
1
References
0
Citations
NaN
KQI
[]