Old Web
English
Sign In
Acemap
>
Paper
>
An improved parallel bit-level systolic architecture for IIR filtering
An improved parallel bit-level systolic architecture for IIR filtering
1990
S.C. Knowles
J. G. McWhirter
Keywords:
Infinite impulse response
Filter (signal processing)
Parallel computing
Architecture
Computer science
Computer hardware
iir filtering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
1
Citations
NaN
KQI
[]