A 256Gb NAND Flash Memory Stack with 300MB/s HLNAND Interface Chip for Point-to-Point Ring Topology

2011 
A 256Gb NAND flash device includes eight stacked 32Gb MLC die and a 16.2mm 2 HLNAND interface chip providing a 300MB/s synchronous DDR point-to-point ring topology system interface. Four internal busses supporting both 40MHz asynchronous NAND or 133MHz toggle mode NAND allow independent, concurrent operation of the MLC die. The device features data truncation power savings, programmable page size, and command packet error detection.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    1
    References
    1
    Citations
    NaN
    KQI
    []