VLIW processor architecture adapted to FPAs

A new processor architecture intended to be integrated with a CMOS image sensor is presented. This association allows to design an intelligent camera that can perform on-chip image processing tasks. The processor is based on a VLIW architecture with a reduced instruction bus, able to execute multiple instructions in parallel without any loss of performance. In addition, no more instruction cache is required, thus decreasing the hardware complexity.