Interferometric Mapping of Charge Carrier Modulation in CMOS ICs

We demonstrate spatial mapping of time-dependent electrical activity of ICs through dual-phase interferometric back-side imaging with a silicon aplanatic solid immersion lens. Inverter chains in a 180nm technology node test chip are investigated at the clock frequency of the circuit.