Gate-Drive Voltage Design for 600-V Vertical-Trench Normally-Off SiC JFETs toward 94% Efficiency Server Power Supply

2014 
A gate-drive voltage for a normally-off silicon-carbide vertical-trench junction-gate field-effect transistor (JFET) was designed for a server power supply with 94% efficiency. Since the on-state resistance of the JFET is strongly depends on the gate voltage and a large gate-leakage current between the gate electrode and source flows by applying an excessively high-gate voltage, we therefore must set an adequate turn-on gate-drive voltage to suppress the increase in power loss. The optimum gate-drive voltage design was estimated to be 2.1 V, resulting in a high efficiency of 94% even with a gate-drive voltage variation of ±0.3 V.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    3
    References
    1
    Citations
    NaN
    KQI
    []