Old Web
English
Sign In
Acemap
>
Paper
>
A 7.68 GHz Fast-Lock Low-Jitter Digital MDLL
A 7.68 GHz Fast-Lock Low-Jitter Digital MDLL
2021
Junghoon Jin
Seungjun Kim
Sunguk Choi
Pil-Ho Lee
Sang Jae Rhee
Ki Hwan Choi
Jongsun Kim
Keywords:
low jitter
Electrical engineering
Record locking
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]