Old Web
English
Sign In
Acemap
>
Paper
>
Exploring the CORDIC Algorithm and Clock-Gating for Power-Efficient Fast Fourier Transform Hardware Architectures
Exploring the CORDIC Algorithm and Clock-Gating for Power-Efficient Fast Fourier Transform Hardware Architectures
2021
Andre N. Sapper
Guilherme Paim
Eduardo Costa
Sergio Bampi
Keywords:
Computer hardware
Computer science
Clock gating
CORDIC
power efficient
Fast Fourier transform
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]