Old Web
English
Sign In
Acemap
>
Paper
>
Six-Side Molded Panel-Level Chip-Scale Package with Multiple Diced Wafers
Six-Side Molded Panel-Level Chip-Scale Package with Multiple Diced Wafers
2020
John H. Lau
Cheng-Ta Ko
Tzvy-Jang Tseng
Chia-Yu Peng
Kai-Ming Yang
Tim Xia
Puru Bruce Lin
Eagle Lin
Leo Chang
Hsing-Ning Liu
Curry Lin
David Cheng
Winnie Lu
Keywords:
Optoelectronics
Wafer
Materials science
Chip-scale package
Correction
Source
Cite
Save
Machine Reading By IdeaReader
14
References
2
Citations
NaN
KQI
[]