22 nm Embedded STT-MRAM Macro with 10 ns Switching and >10 14 Endurance for Last Level Cache Applications
2021
We demonstrate high performance 22 nm embedded STT-MRAM with a distinct combination of 10 ns write speed and >1014 endurance at chip level. This is achieved by developing a unique MTJ free layer that exhibits high H k , low moment and low damping, which dramatically reduced switching current at short pulse widths. We further show that this MTJ design meets data retention requirement of 10 years at 105°C.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI