Design of WBDSO control circuit with state machine

In this paper, we describe a method for designing the sample control circuit of a wide-band digital storage oscilloscope (WBDSO) with state machine. This circuit can be started up by a startup signal and completes the data acquisition process automatically, driven by a clock signal. This circuit is designed with VHDL.