Design of a Ku-band PLL frequency synthesizer

2010 
A PLL frequency synthesizer with an output frequency range of 10.43 ~ 11.46GHz and 11.5 ~ 12.5GHz is presented in this paper. In the design, ADF4107 chip is used as the phase-detector while HMC513LP5 chip is used as the VCO. The output signal of the VCO which ranges from 10.43GHz to 11.46GHz is amplified by the 10 dB amplifier and then passes through a parallel-coupled microstrip band-pass filter before output. Experiment results have shown that output power is 10dBm and phase noise is −75dBc/Hz@1kHz at 10.738GHz.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    3
    Citations
    NaN
    KQI
    []