Old Web
English
Sign In
Acemap
>
Paper
>
Exploiting area/delay tradeoffs in high-level synthesis
Exploiting area/delay tradeoffs in high-level synthesis
2012
Kondratyev
Lavagno
Meyer
Watanabe
Keywords:
High-level synthesis
Adder
Computer architecture
Logic gate
processor scheduling
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]