An advanced low power, high performance, strained channel 65nm technology
2005
An advanced low power, strained channel, dual poly CMOS 65nm technology with enhanced transistor performance is presented. At 1V and off current of 100nA/mum, transistors have record currents of 1.21mA/mum and 0.71mA/mum for NMOS and PMOS respectively. This industry leading 65nm technology is currently in high volume manufacturing
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
47
Citations
NaN
KQI