Accurate Mitigation of Single Event Effects on Flash-based FPGAs: A new Design Flow

We propose a new design flow for implementing circuits hardened against SET effects af- fecting Flash-based FPGAs. Experimental results on RISC microprocessors show an in- crease of robustenss of more than 70% wrt traditional mitigation approaches