A Chip-level Optical Interconnect for CPU

A component of 100Gbps chip-level optical interconnect is implemented by developing a PHY integrated with an optic transceiver through co-package. It achieved 1/3 power consumption, 1/2 area compared with board-level interconnect. It can be a building block for integration with CPU to implement optical I/O.