Optimizing memory tests by analyzing defect coverage

This paper describes how analyzing the defect coverage of memory tests can lead to optimized test coverage and rest application time before the device reaches production. A 9-port embedded SRAM will be used as the example memory for this paper. We will analyze four different functional tests and show that using just two of the four tests provides nearly all the defect coverage of all four tests, but requires a fraction of the test application time. We will also show that a more complete test set should contain non-simultaneous port accesses and time-dependent tests.