Study of a Suitable Structure of Dynamically Reconfigurable VLD Circuit for MP3 Decoding

We have been proposed a VLD architecture that includes many comparators and can reconfigure the circuit structure adaptively, corresponding to VLC table number. For analyzing performance of the circuit, a functional simulation program of the proposed VLD circuit was developed. In this paper, we show the output result of the simulation program.