Old Web
English
Sign In
Acemap
>
Paper
>
Microarchitectural Exploration of STT-MRAM Last-level Cache Parameters for Energy-efficient Devices
Microarchitectural Exploration of STT-MRAM Last-level Cache Parameters for Energy-efficient Devices
2022
Tommaso Marinelli
José Ignacio Gómez Pérez
Christian Tenllado
Manu Komalan
Mohit Gupta
Francky Catthoor
Correction
Source
Cite
Save
Machine Reading By IdeaReader
20
References
0
Citations
NaN
KQI
[]