Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation

This paper presents the design of linear ramp generator and digital BIST for an on-chip ADC testing. It replaces the costly and time-consuming traditional mixed signal test methods like DSP-based t...