Array processors with pipelined busses and their implications in electro-optically interconnected multiprocessor architectures