Login
中文
Electronic System-level Design And Verification
Related Fields
Anything in here will be replaced on browsers that support the canvas element
Electronic design automation
Computer hardware
System on a chip
Chip
Integrated circuit design
Computer Science
High-level synthesis
Real-time computing
Field-programmable gate array
Hardware description language
Logic synthesis
Design methods
Formal verification
Space exploration
Systems design
Application software
Multidisciplinary design optimization
Design flow
Process design
Modeling and simulation
Algorithm design
Computational model
Integrated circuit
Embedded system
Computer architecture
Parent Topic:
Electronic engineering
,
Real-time computing
,
Computer architecture
,
Computer Science
,
Embedded system
,
Electronic design automation
Top Authors:
Daniel D Gajski
Sandeep K Shukla
Andy D Pimentel
Rainer Domer
Andreas Gerstlauer
Alberto Sangiovannivincentelli
David Atienza
Masahiro Fujita
Heinrich Meyr
Wolfgang Rosenstiel
Perry Alexander
Rainer Leupers
Rajesh Gupta
Samar Abdi
J P M Voeten
Gerd Ascheid
Rolf Drechsler
Todor Stefanov
Jurgen Teich
Luca P Carloni
Felice Balarin
Frank Vahid
Harry Hsieh
Christian Haubelt
Luciano Lavagno
Wido Kruijtzer
Georges Gielen
Zainalabedin Navabi
Tim Kogel
Yosinori Watanabe
Nikil Dutt
Gunar Schirner
Sikun Li
Francky Catthoor
Donatella Sciuto
Dawei Wang
Jorg Henkel
Deepak A Mathaikutty
Jenchieh Yeh
P H A Van Der Putten
Zoran Salcic
Sorin A Huss
Lukai Cai
Patrick Schaumont
Karam S Chatha
William Fornaciari
Victor Reyes
Asim Smailagic
Daniel P Siewiorek
Eugenio Villar
Paper Map
More
Author Map (v2)
More
Mentorship Map
More
Mentorship Hierachical Map
More
Paper Recommendation