Old Web
English
Sign In
Acemap
>
authorDetail
>
Sneha R. Parimal
Sneha R. Parimal
Arithmetic logic unit
Digital signal processing
Subtraction
Multiplier (economics)
and logic unit
1
Papers
0
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A COMPARATIVE STUDY OF ARITHMETIC LOGIC UNIT BASED ON VEDIC MULTIPLIER
2016
Sneha R. Parimal
S. R. Vaidya
M. N. Thakre
Show All
Source
Cite
Save
Citations (0)
1