Old Web
English
Sign In
Acemap
>
authorDetail
>
Chun-Peng Wu
Chun-Peng Wu
Parallel computing
CAS latency
Computer science
Central processing unit
Embedded system
2
Papers
4
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (2)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
23.9 An 8-channel 4.5Gb 180GB/s 18ns-row-latency RAM for the last level cache
2017
ISSCC | International Solid-State Circuits Conference
Tah-Kang Joseph Ting
Gyh-Bin Wang
Ming-Hung Wang
Chun-Peng Wu
Chun-Kai Wang
Chun-Wei Lo
Li-Chin Tien
Der-Min Yuan
Yung Ching Hsieh
Jenn-Shiang Lai
Wen-Pin Hsu
Chien-Chih Huang
Chi-Kang Chen
Yung-Fa Chou
Ding-Ming Kwai
Zhe Wang
Wei Wu
Shigeki Tomishima
Patrick F. Stolt
Shih-Lien Lu
Show All
Source
Cite
Save
Citations (4)
Simulation of Pressure Swing Adsorption Process in Separation of Ethanol-water Mixture
2009
Cheng-Tung Chou
Yin-Hsin Chen
Chun-Peng Wu
Show All
Source
Cite
Save
Citations (0)
1