Old Web
English
Sign In
Acemap
>
authorDetail
>
Lieh Hsi Lo
Lieh Hsi Lo
Wafer fabrication
Wafer backgrinding
Wafer testing
Chip-scale package
Microelectromechanical systems
1
Papers
1
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A Novel Through-Wafer Electrical Interconnection Fabrication Technique for MEMS Wafer Level Chip Scale Package
2002
Chung Yu Chiang
I-Yu Huang
Lieh Hsi Lo
Henry J. H. Chen
Star R. S. Huang
Show All
Source
Cite
Save
Citations (1)
1