Old Web
English
Sign In
Acemap
>
authorDetail
>
Y. Tateshita
Y. Tateshita
Optoelectronics
Physics
Communication channel
Dot pitch
Image sensor
5
Papers
6
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Back-Illuminated $2.74 \ \mu \mathrm{m}$ -Pixel-Pitch Global Shutter CMOS Image Sensor with Charge-Domain Memory Achieving 10k e-Saturation Signal
2018
IEDM | International Electron Devices Meeting
Y Kumagai
R. Yoshita
N. Osawa
Harumi Ikeda
K. Yamashita
T Abe
S. Kudo
J Yamane
T. Idekoba
S. Noudo
Y. Ono
S. Kunitake
M. Sato
N. Sato
T Enomoto
Keiichi Nakazawa
H Mori
Y. Tateshita
K. Ohno
Show All
Source
Cite
Save
Citations (0)
A 0.68e-rms Random-Noise 121dB Dynamic-Range Sub-pixel architecture CMOS Image Sensor with LED Flicker Mitigation
2018
IEDM | International Electron Devices Meeting
S. Iida
Y. Sakano
T. Asatsuma
M. Takami
I. Yoshiba
N Ohba
H. Mizuno
T. Oka
Keiko Yamaguchi
A. Suzuki
Keiichiro Suzuki
M. Yamada
M. Takizawa
Y. Tateshita
K Ohno
Show All
Source
Cite
Save
Citations (4)
Novel Channel-Stress Enhancement Technology with eSiGe S/D and Recessed Channel on Damascene Gate Process
2007
J. Wang
Y. Tateshita
Shinya Yamakawa
Kiyohito Nagano
Tomoyuki Hirano
Yoshiaki Kikuchi
Yuki Miyanami
Satoru Yamaguchi
Kaori Tai
Ryoichi Yamamoto
S. Kanda
Tadayuki Kimura
K. Kugimiya
Masahiko Tsukamoto
Hitoshi Wakabayashi
Y Tagawa
Hayato Iwamoto
Takahisa Ohno
Masato Saito
S. Kadomura
Naoki Nagashima
Show All
Source
Cite
Save
Citations (0)
Novel Channel-Stress Enhancement Technology with eSiGe S/D and Recessed Channel on Damascene Gate Process
2007
Symposium on VLSI Technology
J. Wang
Y. Tateshita
Shinya Yamakawa
Kiyohito Nagano
Tomoyuki Hirano
Yoshiaki Kikuchi
Yuki Miyanami
Satoru Yamaguchi
Kaori Tai
Ryoichi Yamamoto
S. Kanda
Tadayuki Kimura
K. Kugimiya
Masahiko Tsukamoto
Hitoshi Wakabayashi
Y Tagawa
Hayato Iwamoto
Takahisa Ohno
Masato Saito
S. Kadomura
Naoki Nagashima
Show All
Source
Cite
Save
Citations (0)
MOSFET design of 100 nm node low standby power CMOS technology compatible with embedded trench DRAM and analog devices
2001
IEDM | International Electron Devices Meeting
A. Oishi
Ryoji Hasumi
Y. Okayama
K. Miyashita
M Oowada
S. Aota
T. Nakayama
M. Matsumoto
N. Inada
T. Hiraoka
H. Yoshimura
Yoshinori Asahi
Y. Takegawa
T. Yoshida
Kazumasa Sunouchi
A. Yasumoto
Y. Tateshita
M. Ueshima
T.Morikawa
T. Umebayashi
T. Gocho
F. Matsuoka
T. Noguchi
Masakazu Kakumu
Show All
Source
Cite
Save
Citations (2)
1