Old Web
English
Sign In
Acemap
>
authorDetail
>
Seema Butala Anand
Seema Butala Anand
University of California, Los Angeles
Computer science
Electronic engineering
CMOS
Phase-locked loop
Clock recovery
5
Papers
136
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Récepteur FM avec circuit de réglage d'antenne commandée numériquement
2008
Jesus Alfonso Castaneda
Maryam Rofougaran
Seema Butala Anand
Ahmadreza Rofougaran
Show All
Source
Cite
Save
Citations (0)
A fully integrated SOC for 802.11b in 0.18-μm CMOS
2005
IEEE Journal of Solid-state Circuits
Shahla Khorram
Hooman Darabi
Zhimin Zhou
Qiang Li
Bojko Marholev
Janice Chiu
Jesus Alfonso Castaneda
Hung-Ming Chien
Seema Butala Anand
Stephen Wu
Meng-An Pan
Razieh Roofougaran
Hea Joung Kim
Paul Lettieri
Brima Ibrahim
Jacob Rael
Long H. Tran
E. Geronaga
H. Yeh
T. Frost
Jason A. Trachewsky
Ahmadreza Rofougaran
Show All
Source
Cite
Save
Citations (44)
A CMOS clock recovery circuit for 2.5-Gb/s NRZ data
2001
IEEE Journal of Solid-state Circuits
Seema Butala Anand
Behzad Razavi
Show All
Source
Cite
Save
Citations (91)
Broad Capture Range
2001
Seema Butala Anand
Behzad Razavi
Show All
Source
Cite
Save
Citations (0)
A 2.5-Gb/s clock recovery circuit for NRZ data in 0.4-/spl mu/m CMOS technology
2000
CICC | Custom Integrated Circuits Conference
Seema Butala Anand
Behzad Razavi
Show All
Source
Cite
Save
Citations (1)
1